ylai@lemmy.mlEnglish · 8 months agoIntel Receives ASML’s First High NA EUV systemplus-squarewww.youtube.comexternal-linkmessage-square0fedilinkarrow-up11
arrow-up11external-linkIntel Receives ASML’s First High NA EUV systemplus-squarewww.youtube.comylai@lemmy.mlEnglish · 8 months agomessage-square0fedilink
ylai@lemmy.mlEnglish · 9 months agoMeta seeks ASIC designers for ML accelerators and datacenter SoCs – Appears to be struggling to find them, even in India, as it's re-posted job adsplus-squarewww.theregister.comexternal-linkmessage-square0fedilinkarrow-up11
arrow-up11external-linkMeta seeks ASIC designers for ML accelerators and datacenter SoCs – Appears to be struggling to find them, even in India, as it's re-posted job adsplus-squarewww.theregister.comylai@lemmy.mlEnglish · 9 months agomessage-square0fedilink
ylai@lemmy.mlEnglish · 10 months agoChip Packaging Trumps EDA: Why Synopsys Is Paying $35 Billion For Ansysplus-squarewww.nextplatform.comexternal-linkmessage-square0fedilinkarrow-up11
arrow-up11external-linkChip Packaging Trumps EDA: Why Synopsys Is Paying $35 Billion For Ansysplus-squarewww.nextplatform.comylai@lemmy.mlEnglish · 10 months agomessage-square0fedilink
ylai@lemmy.mlEnglish · 10 months agoSynopsys to acquire graphics software maker Ansys in $35 billion tech dealplus-squarewww.cnbc.comexternal-linkmessage-square0fedilinkarrow-up11
arrow-up11external-linkSynopsys to acquire graphics software maker Ansys in $35 billion tech dealplus-squarewww.cnbc.comylai@lemmy.mlEnglish · 10 months agomessage-square0fedilink
hardware26@discuss.tchncs.deEnglish · 11 months agoPolynomial Formal Verification: Verification-Centric Strategyplus-squareagra.informatik.uni-bremen.deexternal-linkmessage-square0fedilinkarrow-up11
arrow-up11external-linkPolynomial Formal Verification: Verification-Centric Strategyplus-squareagra.informatik.uni-bremen.dehardware26@discuss.tchncs.deEnglish · 11 months agomessage-square0fedilink
hardware26@discuss.tchncs.deEnglish · 11 months ago5 Steps to Confront the Talent Shortage With IP-Centric Designplus-squarewww.eetimes.comexternal-linkmessage-square0fedilinkarrow-up11
arrow-up11external-link5 Steps to Confront the Talent Shortage With IP-Centric Designplus-squarewww.eetimes.comhardware26@discuss.tchncs.deEnglish · 11 months agomessage-square0fedilink
hardware26@discuss.tchncs.deEnglish · 11 months agoIt’s the manufacturing, stupid!plus-squarebits-chips.nlexternal-linkmessage-square0fedilinkarrow-up11
arrow-up11external-linkIt’s the manufacturing, stupid!plus-squarebits-chips.nlhardware26@discuss.tchncs.deEnglish · 11 months agomessage-square0fedilink
hardware26@discuss.tchncs.deEnglish · 1 year agoChip Industry Talent Shortage Drives Academic Partnershipsplus-squaresemiengineering.comexternal-linkmessage-square0fedilinkarrow-up11
arrow-up11external-linkChip Industry Talent Shortage Drives Academic Partnershipsplus-squaresemiengineering.comhardware26@discuss.tchncs.deEnglish · 1 year agomessage-square0fedilink
ylai@lemmy.mlEnglish · 1 year agoGoogle's Controversial AI Chip Paper Under Scrutiny Againplus-squarewww.hpcwire.comexternal-linkmessage-square0fedilinkarrow-up11
arrow-up11external-linkGoogle's Controversial AI Chip Paper Under Scrutiny Againplus-squarewww.hpcwire.comylai@lemmy.mlEnglish · 1 year agomessage-square0fedilink
hardware26@discuss.tchncs.deEnglish · 1 year agoUsing LLMs to Facilitate Formal Verification of RTLplus-squarearxiv.orgexternal-linkmessage-square0fedilinkarrow-up11
arrow-up11external-linkUsing LLMs to Facilitate Formal Verification of RTLplus-squarearxiv.orghardware26@discuss.tchncs.deEnglish · 1 year agomessage-square0fedilink
hardware26@discuss.tchncs.deEnglish · 1 year agoGrowing full wafers of high-performing 2D semiconductor that integrates with state-of-the-art chipsplus-squaretechxplore.comexternal-linkmessage-square0fedilinkarrow-up11
arrow-up11external-linkGrowing full wafers of high-performing 2D semiconductor that integrates with state-of-the-art chipsplus-squaretechxplore.comhardware26@discuss.tchncs.deEnglish · 1 year agomessage-square0fedilink
hardware26@discuss.tchncs.deEnglish · 1 year agoTest Strategies In The Era Of Heterogeneous Integrationplus-squaresemiengineering.comexternal-linkmessage-square0fedilinkarrow-up11
arrow-up11external-linkTest Strategies In The Era Of Heterogeneous Integrationplus-squaresemiengineering.comhardware26@discuss.tchncs.deEnglish · 1 year agomessage-square0fedilink
hardware26@discuss.tchncs.deEnglish · 1 year agoUse Cases And Value Proposition Of eFPGA (Embedded FPGA)plus-squaresemiengineering.comexternal-linkmessage-square0fedilinkarrow-up11
arrow-up11external-linkUse Cases And Value Proposition Of eFPGA (Embedded FPGA)plus-squaresemiengineering.comhardware26@discuss.tchncs.deEnglish · 1 year agomessage-square0fedilink
hardware26@discuss.tchncs.deEnglish · 1 year agoChallenges In Ramping New Manufacturing Processesplus-squarewww.youtube.comexternal-linkmessage-square0fedilinkarrow-up11
arrow-up11external-linkChallenges In Ramping New Manufacturing Processesplus-squarewww.youtube.comhardware26@discuss.tchncs.deEnglish · 1 year agomessage-square0fedilink
hardware26@discuss.tchncs.deEnglish · 1 year agoCadence Collaborates with Arm to Accelerate Neoverse V2 Data Center Design Success with Cadence AI-driven Flowsplus-squarewww.cadence.comexternal-linkmessage-square0fedilinkarrow-up11
arrow-up11external-linkCadence Collaborates with Arm to Accelerate Neoverse V2 Data Center Design Success with Cadence AI-driven Flowsplus-squarewww.cadence.comhardware26@discuss.tchncs.deEnglish · 1 year agomessage-square0fedilink
hardware26@discuss.tchncs.deEnglish · 1 year agoThe dream of a chiplet marketplace is still a long way offplus-squarewww.google.comexternal-linkmessage-square0fedilinkarrow-up11
arrow-up11external-linkThe dream of a chiplet marketplace is still a long way offplus-squarewww.google.comhardware26@discuss.tchncs.deEnglish · 1 year agomessage-square0fedilink
hardware26@discuss.tchncs.deEnglish · 1 year agoGreat Introduction to Formal Verification : "Formal Verification An Essential Toolkit For Modern VLSI Design"plus-squarediscuss.tchncs.deimagemessage-square0fedilinkarrow-up11
arrow-up11imageGreat Introduction to Formal Verification : "Formal Verification An Essential Toolkit For Modern VLSI Design"plus-squarediscuss.tchncs.dehardware26@discuss.tchncs.deEnglish · 1 year agomessage-square0fedilink
Spzi@lemm.eeEnglish · 1 year agoHow Dead Is Moore's Law? (Sabine Hossenfelder)plus-squarepiped.videoexternal-linkmessage-square0fedilinkarrow-up11
arrow-up11external-linkHow Dead Is Moore's Law? (Sabine Hossenfelder)plus-squarepiped.videoSpzi@lemm.eeEnglish · 1 year agomessage-square0fedilink
hardwareteams@lemmy.mlMEnglish · 1 year agoTensor Processing Units: History and hardwareplus-squarewww.youtube.comexternal-linkmessage-square0fedilinkarrow-up11
arrow-up11external-linkTensor Processing Units: History and hardwareplus-squarewww.youtube.comhardwareteams@lemmy.mlMEnglish · 1 year agomessage-square0fedilink
teri@discuss.tchncs.deEnglish · 1 year agoGerman investment in open-source chip designplus-squarewww.elektronikforschung.deexternal-linkmessage-square0fedilinkarrow-up11
arrow-up11external-linkGerman investment in open-source chip designplus-squarewww.elektronikforschung.deteri@discuss.tchncs.deEnglish · 1 year agomessage-square0fedilink
